Bandersnatch 2024
GnuBreed 2024
Captain Hate 2023
moon_over_vermont 2023
westminsterdogshow 2023
Ann Wilson(Empire1) 2022 Dave In Texas 2022
Jesse in D.C. 2022 OregonMuse 2022
redc1c4 2021
Tami 2021
Chavez the Hugo 2020
Ibguy 2020
Rickl 2019
Joffen 2014
AoSHQ Writers Group
A site for members of the Horde to post their stories seeking beta readers, editing help, brainstorming, and story ideas. Also to share links to potential publishing outlets, writing help sites, and videos posting tips to get published.
Contact OrangeEnt for info: maildrop62 at proton dot me
Me: I need to clear my desk for these new monitors so I'll save money and choose three-day shipping, which will leave me time to-
Courier: Zoom zoom beep beep package for, uh, Pixy Misa?
Good work by Scorptec. Haven't ordered from them in a couple of years but likely will as I build out my new development lab.
They've managed to cram 128 cores onto a single piece of silicon, where AMD's 64 core server CPUs are spread across 9 chiplets.
The downside of this design is that the entire chip is used for cores. AMD has room for 32MB of L2 cache and 256MB of L3 cache, where the Ampere chip has only 16MB total.
If your workload fits well in that cache, you get good performance. If not, it's going to suck.
With future chips built on a 5nm process, or with stacked memory similar to AMD's new designs, they might be able to produce a more balanced design that unleashes all those cores.
This is the old reliable 28nm node updated with FinFET. That keeps a lot of the advantages (robust, cheap) while making chips smaller and reducing power.
It's not for leading-edge chips like CPUs and GPUs, but for microcontrollers, which are also in short supply.